AXI Protocol and VIP Development Training

Watch Demo video

class images e
starr images ₹5000

AXI Protocol and VIP Development

Course Duration : 3 weeks

Enroll Now

About Course

AMBA Protocol training is structured to enable engineers gain perfection in AXI, AHB & APB protocols. Majority of designs are based on ARM architecture. All ARM architectures are based on AMBA protocols(AXI, AHB and APB), which makes it essential for every design & verification engineer to have detailed understanding of these protocols. SoC design debug and testbench component coding in most cases involves either AXI and/or AHB protocols, and also majority of interviews are focused on candidate familiarity with AXI or AHB protocol. All this makes it essential for every VLSI engineer to have good working knowledge of these protocols.


... AMBA Protocol training course focuses on teaching protocol concepts, features, timing diagrams from basic to advanced for AXI4.0, AHB2.0 and APB. Course also focus on teaching protocol testbench development concepts. Student has flexibility to choose specific protocol as well.


Curriculum

+
Introduction to on-chip protocols
Protocol overview
AXI revisions
AXI based system architecture
+
Global signals
Write address channel signals
Write data channel signals
Write response channel signals
Read address channel signals
Read data channel signals
Low power interface signals
+
Basic write and read transactions
Relationship between channels
Transaction structure
+
Transaction types and attributes
AXI3 memory attribute signalling
AXI4 changes to memory attribute signalling
Memory types
Mismatched memory attributes
Transaction buffering
Access permissions
+
AXI transaction identifiers
Transaction ID
Transaction ordering
+
Definition of ordering model
Master ordering
Interconnect ordering
Slave ordering
Response before final destination
+
Single-copy atomicity size
Exclusive accesses
Locked accesses
Atomic access signaling
+
QoS signaling
Multiple region signaling
User-defined signaling
+
Low power interface signals
Low power clock control
+
Interoperability principles
Major Interface categories
Default signal values
+
VIP architecture
VIP components
VIP types
Master, Slave
Active, Passive
VIP test scenario listing down
VIP component coding
Driver, Generator, Monitor, Coverage, Environment
Interface, transaction, Slave model, assertions
Testbench integration
Testcase coding
Simulations and waveform analysis
Functional coverage analysis
Assertion coding and analysis
+
Enhance AXI3 VIP for AXI4 additional features
QoS signaling
Multiple region signaling
User-defined signaling
Low power interface

Course videos

+
Unit 1 AXI Protocol introduction 03:26:02
Unit 2 AXI Protocol features 01:49:08
Unit 3 AXI Protocol advanced features 01:42:36
Unit 4 AXI Protocol advanced features 01:05:05
Unit 5 VIP development concepts, VIP template coding 00:45:09
Unit 6 VIP BFM and Generator coding, Testcase development 01:37:01
Unit 7 VIP monitor and coverage coding, Coverage report analysis 02:40:35
Unit 8 Reference model and checker coding, 02:40:42
Unit 9 Assertions coding, Advanced feature implementation 01:23:20
Unit 10 AXI advanced feature implementation, Slave implementation as a slave VIP 00:59:33
Unit 11 Advanced feature checking 00:25:00
Unit 12 AXI UVC Development 01:08:08
Unit 13 AXI, AHB interview questions 00:03:12
Unit 14 AXI Interconnect development concepts 00:06:03
Unit 15 AXI-VIP-WRAP-FIXED-Implementation 00:52:50
Unit 16 AXI UVC bring up steps 00:03:12


Benefits of eLearning:

  • - Access to the Instructor - Ask questions to the Instructor who taught the course
  • - Available 24/7 - VLSIGuru eLearning courses are available when and where you need them
  • - Learn at Your Pace - VLSIGuru eLearning courses are self-paced, so you can proceed when you're ready

continue to register

Have an account ? Login Fast

Login to Continue

If you face any Issue Contact Administrator.